

LISTING OF THE CLAIMS

The following listing of claims replaces all prior claim listings and versions in the application:

1. (Currently Amended) A portable data storage device operable to write data with reference to a memory address mapping table configured to associate logical address regions with physical address regions, the portable data storage device including:

(i) a data interface for transferring data packets into and out of the portable data storage device;

(ii) an interface controller;

(iii) a master control unit; and

(iv) a NAND flash memory unit configured to incorporate the physical address regions; the interface controller being operable to send data received through the data interface to the master control unit; and

the master control unit being operable:

to recognize a data packet received by the data interface as encoding one of a READ instruction indicating a logical address and a WRITE instruction indicating the logical address and data to be written;

upon receiving the READ instruction, to access the memory address mapping table, to read data from a first physical address in the NAND flash memory unit corresponding, according to the memory address mapping table, to the logical address, and to transmit to the data interface one or more data packets including the data; and

upon receiving the WRITE instruction to determine, as a first determination, whether the first physical address is in an erased state, and

when a result of the first determination is affirmative, to write the data to be written to the first physical address, and

when the result of the first determination is negative:

(a) to modify the memory address mapping table in accordance with a block queue listing one or more queuing physical address regions to thereby associate a second physical address with the logical address, the second physical address belonging to a queuing physical address region at a head of the block queue,

(b) to write the data to be written to the second physical address, and
(c) to copy any data stored in other portions of a first physical address region designated by the first physical address to corresponding locations of a second physical address region designated by the second physical address,

wherein following said modification of the memory address mapping table, the block queue is modified to place the first physical address at the rear of the block queue.

2. (Previously Presneted) The device according to claim 1, wherein the memory address mapping table is stored as mapping data in the NAND flash memory unit, the master control unit being operable to modify the mapping data upon modifying the memory address mapping table.

3. (Previously Presented) The device according to claim 2, further comprising a memory control address unit operable, upon being initiated, to extract the mapping data from the NAND flash memory unit and to generate the memory address mapping table within RAM memory.

4. (Previously Presented) The device according to claim 2, wherein a portion of the mapping data defining mapping between a respective physical address region and a logical address region is stored within the respective physical address region.

5. (Previously Presneted) The device according to claim 4, wherein the mapping data relating to the respective physical address region is stored in a control data storage sector of one or more pages of the respective physical address region.

6. (Canceled)

7. (Previously Presented) The device according to claim 1, wherein the physical address regions listed on the block queue are in the erased state.

8. (Currently Amended) The device according to claim [[6]] 1, wherein the device further includes reserved physical address regions which cannot become associated with the logical address under an operation of the master control unit when modifying the memory address mapping table.

9. (Previously Presented) The device according to claim 1, wherein each physical address region is a respective block of the NAND flash memory unit.

10. (Previously Presented) The device according to claim 1, wherein the physical address regions comprise groups of blocks in the NAND flash memory unit, the groups being defined according to a grouping table.

11. (Previously Presented) The device according to claim 10, wherein a majority of the groups of blocks is defined in the NAND flash memory unit according to a rule, and the grouping table defines groups positioned in the NAND flash memory unit according to exceptions to the rule.

12. (Previously Presented) The device according to claim 11, wherein the memory address mapping table contains a flag for any logical address associated with one of the groups of blocks positioned according to the exceptions to the rule.

13. (Previously Presented) The device according to claim 10, wherein the master control unit associates consecutively following logical addresses within a logical address region with respective pages in different ones of the blocks.

14. (Previously Presented) The device according to claim 13, wherein the master control unit associates consecutive logical addresses into sets, each of the sets having a number of members equal to the number of blocks in each group, and for each given set the master control unit associates the logical addresses of the set with corresponding pages of the respective blocks.

15. (Previously Presented) The device according to claim 1, wherein the master control unit is operable, in response to receiving a first WRITE instruction, to implement the first WRITE instruction only upon determining that, within a predefined period, a second WRITE instruction obeying a predefined similarity criterion is not received.

16. (Previously Presented) The device according to claim 15, wherein following a modification of the memory address mapping table in relation to a first logical address, and prior to said copying of the data from the first physical address to the second physical address, said similarity criterion is whether the second WRITE instruction relates to a logical address corresponding to a location designated by the first logical address of the data to be copied, and when the similarity criterion is satisfied, aborting said copying operation and instead writing data specified by the second WRITE instruction to the second physical address.

17. (Previously Presented) The device according to claim 15, wherein the master control unit is further operable to access a data cache and in response to the first WRITE instruction, and to write the data to the data cache, said similarity criterion being that the second WRITE instruction relates to the same logical address as the first WRITE instruction, and when the similarity criterion is satisfied, to write the data specified in the second WRITE instruction to the data cache.

18. (Previously Presented) The device according to claim 15, wherein the master control unit is further operable to access a data cache and in response to the first WRITE instruction writes the data to the data cache when the first WRITE instruction relates to one or more selected logical addresses, said similarity criterion being that the second WRITE instruction relates to the same logical address as the first WRITE instruction, and when the similarity criterion is satisfied, to write the data specified in the second WRITE instruction to the data cache.

19. (Previously Presented) The device according to claim 18, wherein the WRITE instruction relates to a plurality of said selected logical addresses.

20. (Previously Presented) The device according to claim 18, further including a pattern recognition unit operable to recognize as a high frequency logical address a logical address encoded in WRITE instructions that is received with high frequency, and to set said high frequency logical address as said selected logical address.